500Msps to digitize an analogue signal with a bandwidth of e.g 125MHz after IQ downconversion. The required resolution to process the ranging signal is 4-bit, and the focus of this work was to minimize the power consumption, which is one of the most important figures for battery powered sensor nodes. This paper presents such an ADC: a 4-bit, 700MHz, 0.46pJ/conversion-step ADC fabricated in 0.18µm CMOS.
Flash Architecture: For high speed, low resolution ADCs, the flash architecture is a promising approach. [2] presents a 0.8pJ per conversion 4 bit ADC working at 1GSps designed in 0.18µm CMOS. An ADC like the one described in [2] offers a low power solution with a linear sample-frequency -power trade-off. The different comparators used in the ADC have a build-in threshold. This is realized by scaling the width of the different input transistors, the resulting offset is then: and M n3 . Different charges mean different voltages at the input nodes. Depending on the driving impedance these can give a big disturbance at the next sample time.
An approach to reduce kickback noise is proposed in [3] . By adding transistors M n4 and M n5 in Fig. 2 the input transistors and their gate capacitance are disconnected from the nodes X L and X R and they are discharged more or less symmetrically during the reset phase via transistor M n1 . With the addition of the extra transistors, M n1 can be biased to reduce the current consumption of the comparator which slows down the slewing inside the comparator which will further reduce the kickback noise. The result is an increased sensitivity and giving the possibility to do a more accurate calibration.
Reduction of the kickback noise makes it possible to drive the ADC with a higher impedance, which in turn reduces the power dissipated in this stage. The driver is designed as a 500MHz two-stage unity gain feedback operational amplifier implemented on the same die providing a high input impedance to the preceding stage, a big advantage compared to [2] which needs a 50 Ohm drive to function properly.
Experimental results and comparison:
The ADC has been fabricated in a 0.18µm CMOS technology. The differential input signal was applied to the chip through a balun and the output codes were sampled with a 10GSps digital oscilloscope and processed offline. The dynamic performance is analysed by applying a full scale differential sine wave. The captured data is then fitted to an ideal sine wave, and with these parameters the signal to noise and distortion ratio (SNDR) and the effective number of bits (ENOB) was 
